Loading...
Searching...
No Matches
periph_conf.h
Go to the documentation of this file.
1/*
2 * Copyright (C) 2017 Freie Universität Berlin
3 *
4 * This file is subject to the terms and conditions of the GNU Lesser
5 * General Public License v2.1. See the file LICENSE in the top level
6 * directory for more details.
7 */
8
20#ifndef PERIPH_CONF_H
21#define PERIPH_CONF_H
22
23#include "periph_cpu.h"
24#include "cfg_clock_32_1.h"
25#include "cfg_rtt_default.h"
26#include "cfg_timer_default.h"
27
28#ifdef __cplusplus
29extern "C" {
30#endif
31
36static const uart_conf_t uart_config[] = {
37 {
38 .dev = NRF_UARTE0,
39 .rx_pin = GPIO_PIN(0, 2),
40 .tx_pin = GPIO_PIN(0, 3),
41#ifdef MODULE_PERIPH_UART_HW_FC
42 .rts_pin = GPIO_UNDEF,
43 .cts_pin = GPIO_UNDEF,
44#endif
45 .irqn = UARTE0_UART0_IRQn,
46 },
47};
48
49#define UART_NUMOF ARRAY_SIZE(uart_config)
50#define UART_0_ISR (isr_uart0)
57static const i2c_conf_t i2c_config[] = {
58 {
59 /* main I2C bus */
60 .dev = NRF_TWIM0,
61 .scl = 8,
62 .sda = 7,
63 .speed = I2C_SPEED_NORMAL
64 },
65 {
66 /* EXT I2C bus */
67 .dev = NRF_TWIM1,
68 .scl = 15,
69 .sda = 14,
70 .speed = I2C_SPEED_NORMAL
71 },
72};
73
74#define I2C_NUMOF ARRAY_SIZE(i2c_config)
77#ifdef __cplusplus
78}
79#endif
80
81#endif /* PERIPH_CONF_H */
#define GPIO_PIN(x, y)
Define a CPU specific GPIO pin generator macro.
Definition periph_cpu.h:46
#define GPIO_UNDEF
Definition of a fitting UNDEF value.
@ I2C_SPEED_NORMAL
normal mode: ~100 kbit/s
Definition periph_cpu.h:278
Common clock configuration for the nRF52 based boards.
I2C configuration structure.
Definition periph_cpu.h:299
TWI_t * dev
Pointer to hardware module registers.
Definition periph_cpu.h:300
UART device configuration.
Definition periph_cpu.h:218
USART_t * dev
pointer to the used UART device
Definition periph_cpu.h:219