Toggle navigation
Documentation
The friendly Operating System for the Internet of Things
Loading...
Searching...
No Matches
mpu9x50_regs.h
Go to the documentation of this file.
1
/*
2
* Copyright (C) 2015 Freie Universität Berlin
3
* 2019 HAW Hamburg
4
*
5
* This file is subject to the terms and conditions of the GNU Lesser
6
* General Public License v2.1. See the file LICENSE in the top level
7
* directory for more details.
8
*/
9
21
#ifndef MPU9X50_REGS_H
22
#define MPU9X50_REGS_H
23
24
#ifdef __cplusplus
25
extern
"C"
{
26
#endif
27
32
#define MPU9X50_YG_OFFS_TC_REG (0x01)
33
#define MPU9X50_RATE_DIV_REG (0x19)
34
#define MPU9X50_LPF_REG (0x1A)
35
#define MPU9X50_GYRO_CFG_REG (0x1B)
36
#define MPU9X50_ACCEL_CFG_REG (0x1C)
37
#define MPU9X50_FIFO_EN_REG (0x23)
38
#define MPU9X50_I2C_MST_REG (0x24)
39
#define MPU9X50_SLAVE0_ADDR_REG (0x25)
40
#define MPU9X50_SLAVE0_REG_REG (0x26)
41
#define MPU9X50_SLAVE0_CTRL_REG (0x27)
42
#define MPU9X50_SLAVE1_ADDR_REG (0x28)
43
#define MPU9X50_SLAVE1_REG_REG (0x29)
44
#define MPU9X50_SLAVE1_CTRL_REG (0x2A)
45
#define MPU9X50_SLAVE4_CTRL_REG (0x34)
46
#define MPU9X50_INT_PIN_CFG_REG (0x37)
47
#define MPU9X50_INT_ENABLE_REG (0x38)
48
#define MPU9X50_DMP_INT_STATUS (0x39)
49
#define MPU9X50_INT_STATUS (0x3A)
50
#define MPU9X50_ACCEL_START_REG (0x3B)
51
#define MPU9X50_TEMP_START_REG (0x41)
52
#define MPU9X50_GYRO_START_REG (0x43)
53
#define MPU9X50_EXT_SENS_DATA_START_REG (0x49)
54
#define MPU9X50_COMPASS_DATA_START_REG (0x4A)
55
#define MPU9X50_SLAVE0_DATA_OUT_REG (0x63)
56
#define MPU9X50_SLAVE1_DATA_OUT_REG (0x64)
57
#define MPU9X50_SLAVE2_DATA_OUT_REG (0x65)
58
#define MPU9X50_SLAVE3_DATA_OUT_REG (0x66)
59
#define MPU9X50_I2C_DELAY_CTRL_REG (0x67)
60
#define MPU9X50_USER_CTRL_REG (0x6A)
61
#define MPU9X50_PWR_MGMT_1_REG (0x6B)
62
#define MPU9X50_PWR_MGMT_2_REG (0x6C)
63
#define MPU9X50_FIFO_COUNT_START_REG (0x72)
64
#define MPU9X50_FIFO_RW_REG (0x74)
65
#define MPU9X50_WHO_AM_I_REG (0x75)
72
#define COMPASS_WHOAMI_REG (0x00)
73
#define COMPASS_ST1_REG (0x02)
74
#define COMPASS_DATA_START_REG (0x03)
75
#define COMPASS_ST2_REG (0x09)
76
#define COMPASS_CNTL_REG (0x0A)
77
#define COMPASS_ASTC_REG (0x0C)
78
#define COMPASS_ASAX_REG (0x10)
79
#define COMPASS_ASAY_REG (0x11)
80
#define COMPASS_ASAZ_REG (0x12)
87
#define BIT_SLV0_DELAY_EN (0x01)
88
#define BIT_SLV1_DELAY_EN (0x02)
89
#define BIT_I2C_BYPASS_EN (0x02)
90
#define BIT_I2C_MST_EN (0x20)
91
#define BIT_PWR_MGMT1_SLEEP (0x40)
92
#define BIT_WAIT_FOR_ES (0x40)
93
#define BIT_I2C_MST_VDDIO (0x80)
94
#define BIT_SLAVE_RW (0x80)
95
#define BIT_SLAVE_EN (0x80)
96
#define BIT_DMP_EN (0x80)
99
#ifdef __cplusplus
100
}
101
#endif
102
103
#endif
/* MPU9X50_REGS_H */
Generated on Sat Nov 23 2024 01:58:07 by
1.9.8