Toggle navigation
Documentation
The friendly Operating System for the Internet of Things
Loading...
Searching...
No Matches
l3gxxxx_regs.h
Go to the documentation of this file.
1
/*
2
* SPDX-FileCopyrightText: 2018 Gunar Schorcht
3
* SPDX-License-Identifier: LGPL-2.1-only
4
*/
5
6
#pragma once
7
15
16
#ifdef __cplusplus
17
extern
"C"
18
{
19
#endif
20
25
#define L3GXXXX_REG_WHO_AM_I (0x0f)
26
#define L3GXXXX_REG_CTRL1 (0x20)
27
#define L3GXXXX_REG_CTRL2 (0x21)
28
#define L3GXXXX_REG_CTRL3 (0x22)
29
#define L3GXXXX_REG_CTRL4 (0x23)
30
#define L3GXXXX_REG_CTRL5 (0x24)
31
#define L3GXXXX_REG_REFERENCE (0x25)
32
#define L3GXXXX_REG_OUT_TEMP (0x26)
33
#define L3GXXXX_REG_STATUS (0x27)
34
#define L3GXXXX_REG_OUT_X_L (0x28)
35
#define L3GXXXX_REG_OUT_X_H (0x29)
36
#define L3GXXXX_REG_OUT_Y_L (0x2a)
37
#define L3GXXXX_REG_OUT_Y_H (0x2b)
38
#define L3GXXXX_REG_OUT_Z_L (0x2c)
39
#define L3GXXXX_REG_OUT_Z_H (0x2d)
40
#define L3GXXXX_REG_FIFO_CTRL (0x2e)
41
#define L3GXXXX_REG_FIFO_SRC (0x2f)
42
#define L3GXXXX_REG_IG_CFG (0x30)
43
#define L3GXXXX_REG_IG_SRC (0x31)
44
#define L3GXXXX_REG_IG_THS_XH (0x32)
45
#define L3GXXXX_REG_IG_THS_XL (0x33)
46
#define L3GXXXX_REG_IG_THS_YH (0x34)
47
#define L3GXXXX_REG_IG_THS_YL (0x35)
48
#define L3GXXXX_REG_IG_THS_ZH (0x36)
49
#define L3GXXXX_REG_IG_THS_ZL (0x37)
50
#define L3GXXXX_REG_IG_DURATION (0x38)
51
#define L3GXXXX_REG_LOW_ODR (0x39)
53
58
#define L3GXXXX_ZYXOR (0x80)
59
#define L3GXXXX_ZOR (0x40)
60
#define L3GXXXX_YOR (0x20)
61
#define L3GXXXX_XOR (0x10)
62
#define L3GXXXX_ZYXDA (0x08)
63
#define L3GXXXX_ZDA (0x04)
64
#define L3GXXXX_YDA (0x02)
65
#define L3GXXXX_XDA (0x01)
66
67
#define L3GXXXX_ANY_DATA_READY (0x07)
68
#define L3GXXXX_ANY_DATA_READY_S (0)
69
70
#define L3GXXXX_ODR (0xc0)
71
#define L3GXXXX_BW (0x30)
72
#define L3GXXXX_ODR_BW (0xf0)
73
#define L3GXXXX_POWER_MODE (0x08)
74
#define L3GXXXX_Z_ENABLED (0x04)
75
#define L3GXXXX_Y_ENABLED (0x02)
76
#define L3GXXXX_X_ENABLED (0x01)
77
#define L3GXXXX_XYZ_ENABLED (0x07)
78
79
#define L3GXXXX_ODR_S (6)
80
#define L3GXXXX_BW_S (4)
81
#define L3GXXXX_ODR_BW_S (4)
82
#define L3GXXXX_POWER_MODE_S (3)
83
#define L3GXXXX_Z_ENABLED_S (2)
84
#define L3GXXXX_Y_ENABLED_S (1)
85
#define L3GXXXX_X_ENABLED_S (1)
86
#define L3GXXXX_XYZ_ENABLED_S (0)
87
88
#define L3GXXXX_EXTR_EN (0x80)
89
#define L3GXXXX_LVL_EN (0x40)
90
#define L3GXXXX_HPF_MODE (0x30)
91
#define L3GXXXX_HPF_CUTOFF (0x0f)
92
93
#define L3GXXXX_EXTR_EN_S (7)
94
#define L3GXXXX_LVL_EN_S (6)
95
#define L3GXXXX_HPF_MODE_S (4)
96
97
#define L3GXXXX_INT1_IG (0x80)
98
#define L3GXXXX_INT1_BOOT (0x40)
99
#define L3GXXXX_HL_ACTIVE (0x20)
100
#define L3GXXXX_PP_OD (0x10)
101
#define L3GXXXX_INT2_DRDY (0x08)
102
#define L3GXXXX_INT2_WTM (0x04)
103
#define L3GXXXX_INT2_ORUN (0x02)
104
#define L3GXXXX_INT2_EMPTY (0x01)
105
106
#define L3GXXXX_INT1_IG_S (7)
107
#define L3GXXXX_INT1_BOOT_S (6)
108
#define L3GXXXX_HL_ACTIVE_S (5)
109
#define L3GXXXX_PP_OD_S (4)
110
#define L3GXXXX_INT2_DRDY_S (3)
111
#define L3GXXXX_INT2_WTM_S (2)
112
#define L3GXXXX_INT2_ORUN_S (1)
113
#define L3GXXXX_INT2_EMPTY_S (0)
114
115
#define L3GXXXX_BLOCK_DATA_UPDATE (0x80)
116
#define L3GXXXX_BIG_LITTLE_ENDIAN (0x40)
117
#define L3GXXXX_FULL_SCALE (0x30)
118
119
#define L3GXXXX_FULL_SCALE_S (4)
120
121
#define L3GXXXX_BOOT (0x80)
122
#define L3GXXXX_FIFO_EN (0x40)
123
#define L3GXXXX_STOP_ON_WTM (0x20)
124
#define L3GXXXX_HP_ENABLED (0x10)
125
#define L3GXXXX_IG_SEL (0x0c)
126
#define L3GXXXX_OUT_SEL (0x03)
127
128
#define L3GXXXX_BOOT_S (7)
129
#define L3GXXXX_FIFO_EN_S (6)
130
#define L3GXXXX_STOP_ON_WTM_S (5)
131
#define L3GXXXX_HP_ENABLED_S (4)
132
#define L3GXXXX_IG_SEL_S (2)
133
#define L3GXXXX_OUT_SEL_S (0)
134
135
#define L3GXXXX_FIFO_MODE (0xe0)
136
#define L3GXXXX_FIFO_WATERMARK (0x1f)
137
138
#define L3GXXXX_FIFO_MODE_S (5)
139
#define L3GXXXX_FIFO_WATERMARK_S (0)
140
141
#define L3GXXXX_FIFO_WTM (0x80)
142
#define L3GXXXX_FIFO_OVR (0x40)
143
#define L3GXXXX_FIFO_EMPTY (0x20)
144
#define L3GXXXX_FIFO_FFS (0x1f)
145
146
#define L3GXXXX_FIFO_WTM_S (7)
147
#define L3GXXXX_FIFO_OVR_S (6)
148
#define L3GXXXX_FIFO_EMPTY_S (5)
149
#define L3GXXXX_FIFO_FFS_S (0)
150
151
#define L3GXXXX_INT1_AND_OR (0x80)
152
#define L3GXXXX_INT1_LATCH (0x40)
153
#define L3GXXXX_INT1_Z_HIGH (0x20)
154
#define L3GXXXX_INT1_Z_LOW (0x10)
155
#define L3GXXXX_INT1_Y_HIGH (0x08)
156
#define L3GXXXX_INT1_Y_LOW (0x04)
157
#define L3GXXXX_INT1_X_HIGH (0x02)
158
#define L3GXXXX_INT1_X_LOW (0x01)
159
160
#define L3GXXXX_INT1_AND_OR_S (7)
161
#define L3GXXXX_INT1_LATCH_S (6)
162
#define L3GXXXX_INT1_Z_HIGH_S (5)
163
#define L3GXXXX_INT1_Z_LOW_S (4)
164
#define L3GXXXX_INT1_Y_HIGH_S (3)
165
#define L3GXXXX_INT1_Y_LOW_S (2)
166
#define L3GXXXX_INT1_X_HIGH_S (1)
167
#define L3GXXXX_INT1_X_LOW_S (0)
168
169
#define L3GXXXX_INT1_ACTIVE (0x40)
170
171
#define L3GXXXX_INT1_WAIT (0x80)
172
#define L3GXXXX_INT1_DURATION (0x3f)
173
174
#define L3GXXXX_INT1_WAIT_S (7)
175
#define L3GXXXX_INT1_DURATION_S (0)
176
177
#define L3GXXXX_DRDY_HL (0x20)
178
#define L3GXXXX_SW_RESET (0x04)
179
#define L3GXXXX_LOW_ODR (0x01)
180
181
#define L3GXXXX_DRDY_HL_S (5)
182
#define L3GXXXX_SW_RESET_S (2)
183
#define L3GXXXX_LOW_ODR_S (0)
184
186
187
#ifdef __cplusplus
188
}
189
#endif
190
Generated on Fri May 1 2026 15:22:59 by
1.13.2